
PIC16F72X
DS41308A-page 4
Advance Information
2007 Microchip Technology Inc.
FIGURE 3:
40-PIN PDIP PACKAGE DIAGRAM FOR PIC16F724/727
40-Pin PDIP
PIC
1
6
F
72
4/72
7
1
2
3
4
5
6
7
8
9
10
VPP/MCLR/RE3
SS(2)/AN0/RA0
AN1/RA1
AN2/RA2
VREF/AN3/RA3
T0CKI/RA4
VCAP/SS(2)/AN4/RA5
AN5/RE0
AN6/RE1
AN7/RE2
RB6/ICSPCLK
RB5/AN13/T1G
RB4/AN11
RB3/AN9/CCP2(1)
RB2/AN8
RB1/AN10
RB0/AN12/INT
VDD
VSS
RD2
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VDD
VSS
CLKI/OSC1/RA7
CLKO/OSC2/RA6
T1CKI/T1OSO/RC0
CCP2(1)/T1OSI/RC1
CCP1/RC2
SCL/SCK/RC3
RD0
RD1
RC5/SDO
RC4/SDI/SDA
RD3
RD4
RC7/RX/DT
RC6/TX/CK
RD7
RD6
RD5
RB7/ICSPDAT
Note 1:
CCP2 pin location may be selected as RB3 or RC1.
2: SS pin location may be selected as RA5 or RA0.